meta data for this page
  •  

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Last revisionBoth sides next revision
eigenbau:currentstabilisation [2016/12/21 13:52] – [Meckerliste] meinerseigenbau:currentstabilisation:start [2020/02/07 10:23] – [Test] fiene
Line 50: Line 50:
  
 ==== Anwender ==== ==== Anwender ====
-noch niemand, sobald die Platine da ist VLBAI, Mg+VLBAI 
 +Magnesium
  
 /* Wer das Ding bisher benutzt */ /* Wer das Ding bisher benutzt */
Line 68: Line 69:
   * All files can be found on http://bibo/git/CurrentStabilisation.git   * All files can be found on http://bibo/git/CurrentStabilisation.git
   * {{ :eigenbau:current_stabilisation.pdf |Schaltplan}} in PDF-Format   * {{ :eigenbau:current_stabilisation.pdf |Schaltplan}} in PDF-Format
-  * Die Source des Schaltplans ist auf der [[|Download-Seite des Wiki]] abgelegt.+  * Die Source des Schaltplans ist auf der [[eigenbau:src:sourcen|Download-Seite des Wiki]] abgelegt.
  
 ==== Layout ==== ==== Layout ====
Line 88: Line 89:
   * Die Bestückungsliste:    * Die Bestückungsliste: 
   * Die {{:eigenbau:current_stabilisation_v1a.zip |gezippten Gerberdaten}} für die Bestellung der Platine   * Die {{:eigenbau:current_stabilisation_v1a.zip |gezippten Gerberdaten}} für die Bestellung der Platine
-  * Die Source des Layouts im pcb-Format liegt auf der [[|Download-Seite des Wiki]]. FIXME +  * Die Source des Layouts im pcb-Format liegt auf der [[..:start|Download-Seite des Wiki]]. FIXME 
  
 /* Das Layout als gerenderter Export vom EDA-Programm  /* Das Layout als gerenderter Export vom EDA-Programm 
Line 110: Line 111:
 Up to now only PID A is populated (exept D) after Hacking the logic at the S&H IC, it works as expected. after switching in hold mode, the current seems to be a bit lower than the initial setpoint. this might be caused by the big hold capacitor. Maybe after 0.5 sec. it is not entirely loaded. The hold time seems to be huge, after 30s there is almost no change visible, seems to be a fraction of a Millivolt. So it might be an option to change the Cap to a smaller one, leading to a smaller hold time, but a more precise hold value. Up to now only PID A is populated (exept D) after Hacking the logic at the S&H IC, it works as expected. after switching in hold mode, the current seems to be a bit lower than the initial setpoint. this might be caused by the big hold capacitor. Maybe after 0.5 sec. it is not entirely loaded. The hold time seems to be huge, after 30s there is almost no change visible, seems to be a fraction of a Millivolt. So it might be an option to change the Cap to a smaller one, leading to a smaller hold time, but a more precise hold value.
  
-The idea of having the current on for a longer time before switching to hold mode didn't rally help, so it doesn't seem to be an problem related to the loading curve of the hold cap. after a hold time of ~4 minutes, the current monitor voltage dropped from ~39.6 mV to 39 mV.+The idea of having the current on for a longer time before switching to hold mode didn't really help, so it doesn't seem to be an problem related to the loading curve of the hold cap. after a hold time of ~4 minutes, the current monitor voltage dropped from ~39.6 mV to 39 mV.
  
 FIXME          /* Welche Signale sollten wo zu sehen sein? */ FIXME          /* Welche Signale sollten wo zu sehen sein? */
Line 163: Line 164:
 Was für die nächste Version zu tun ist: (:no:: verworfen, :Ok:: in Arbeit, :ok:: im Schaltplan, aber noch nicht im Layout, :OK:: erledigt) Was für die nächste Version zu tun ist: (:no:: verworfen, :Ok:: in Arbeit, :ok:: im Schaltplan, aber noch nicht im Layout, :OK:: erledigt)
  
-  * :Ok: Logic at S&H is wrong. On prototypes (v1a) it can be hacked (pins 10 & 11 have to be interchanged). +  * :OK: Logic at S&H is wrong. On prototypes (v1a) it can be hacked (pins 10 & 11 have to be interchanged). 
-  * :Ok: add values for Zener diodes +  * :OK: add values for Zener diodes 
-  * :Ok: add diodes across voltage regulators to protect them +  * :OK: add diodes across voltage regulators to protect them 
-  * :Ok: 5V regulator is TS78L05ACY pinout (out - gnd - in) +  * :OK: 5V regulator is TS78L05ACY pinout (out - gnd - in) 
-  * :Ok: change Mosfet ouput stage to twice noninverting. negative offset added on the nagative input of frist OpAmp, such that the MOSFET pulldown works +  * :OK: change Mosfet ouput stage to twice noninverting. negative offset added on the nagative input of frist OpAmp, such that the MOSFET pulldown works 
-  * :Ok: add footprints for IC shields for instr. Amps and sum +  * :OK: add footprints for IC shields for instr. Amps and sum 
-  * :Ok: larger cutout for XLR Power input+  * :OK: larger cutout for XLR Power input
   * increase through hole sizes (hard to unsolder)   * increase through hole sizes (hard to unsolder)
-  * :Ok: supply capacitors laying on rear side +  * :OK: supply capacitors laying on rear side 
-  * :Ok: interlock status leds +  * :OK: interlock status leds 
-  * :Ok: add second ref footprint parallel in current set path for more gain flexibility+  * :OK: add second ref footprint parallel in current set path for more gain flexibility